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 HIGH V,I (P) ratings
 SLOW switching
Credit: “Power Electronics: Converters, Application and 
Design (2nd)” by Mohan, Undeland and Robbins (Wiley)
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 FAST switching
 LOW V, I (P) ratings
Solutions to build High Voltage/Current/Power PE Systems:
- Series and/or Parallel connected Low Voltage/Current fast sw. devices/PEBB
- Multilevel Power Converter Topologies
- Hybrid Arrangements: Slow (High Power) + Fast (Low Power) 
#$%	
 Low risk technology (well known)
 Mass production identical units
 Easy to build redundancy (N+1)
 Dynamic sharing of 
voltage/current (derating = $$)
 Large dv/dt
 Solved dynamic V/I sharing
 Better synthesising of output 
Voltage (smaller filters, less noise) 
 Low dv/dt
 High risk technology 
 More components (cap, diodes)




Line Commutated Current Source Inverter + Voltage Source Inverter
A.M. Trzynadlowski, N. Patriciu, F. Blaabjerg, J.K. Pedersen, “A hybrid, current-source/voltage-source power 














Y. Sato, K. Kawamura, H. Morimoto, K. Nezu, “Hybrid PWM Rectifiers to Reduce Electromagnetic 
Interference”, Proc. of IEEE Industry Applications Society IAS’02, Vol. 3, pp. 2141-2146, 2002.
Hybrid PWM Voltage Source Rectifier
 Cheaper (semicond, L) ?
 More efficient (sw. loss) ?
 More complex 
 Circulate power ? 
#$%	
Jacobs, A. Fisher, D. Detjen, R.W. De Doncker, “An optimised hybrid power 
filter and kVA compensator”, Proc. of IEEE IAS,Vol.4, pp.2412–2418, 2001
Hybrid current harmonics filter








 Cheaper (semicond, LC) ?
 More efficient (sw. loss) ?
 More complex (trafo, control, protections) 
	
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Standard Implementation an of ASD:
- Diode rectifier
- DC-link inductance (or AC side) 
- DC-link capacitor
- Voltage Source Inverter
 Generates Harmonics (Ldc↑)
 Performance under Unbalance
Constant DC-link Current Source:
 quasi-square wave input current
 ripple free Vdc_inv (Idc_in ≡ Idc_out)
 Preserves performance independent 




Low switching voltage (12% (balanced supply - 20% (unbalanced):  
- Can use MOSFETs/Shottky diodes  low conduction losses






Smooth Iin (THD:    30 %)
Smooth Vdc-INV stage
Cdc-in=1µF;
Lin= 0.2 mH/ph (f0-in=8kHz); 
Ldc = 2x 40 µH, (f0-DC = 17.8kHz); 
Cdc = 75 µF (film capacitor); 
Cdc_HB = 3300µF/100 V; 
fsw-HB = 100 kHz.
10 % supply voltage unbalance
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- Smallest conduction losses
- Switching losses = high
- An extra IGBT/Diode/HF inductor/capacitor
- Increased conduction losses
- Switching voltage = adjustable (high Mi)
- limit max voltage seen by VSI switches 







- More devices for bidirectional
















Duty-cycles vs. angle within sector (mU=1)
( ) ( )* *ˆ3 sin sin 3dc outv V  = ⋅ ⋅ θ + pi −θ 
Switching is needed in only one leg: 
















= − − 2U outm V E= ⋅
Duty-cycles calculation




and its filtered value
DC-link voltage
Phase-to-neutral voltage 
and its filtered value
Pout Pcond Pswitch
Sinusoidal PWM 5.46 kW 65.1 W 57.6W (1.06 %)
SVM 2 ZVV 5.53 kW 65.8 W 69.8W (1.26 %)
SVM 1 ZVV 5.54 kW 65.9 W 44.2W (0.80 %)
SVM modulat. VPN 5.34 kW 66.2 W 16.0W (0.30 %)
Distribution of 
power losses
Device param. for loss estimation: 1200 V/25A IGBTs and diode 
















Tbuck TAp TAn TBp TBn TCp TCn
- No extra passive components needed
- Fully bidirectional
- Full DC-link voltage






















Fig. 10. Filtered and actual DC-link voltage and the filtered and actual output line-to-line 




DC-link voltage seen by VSI, output current and filtered and actual output line-to-



































0 1 2 3 4 5
Standard buck-VSI
fsw[kHz]




High modulation index (M=1)

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More efficient at higher sw. frequency (dependent also on parameters of sw.devices)
	
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( )1 max cosTHYV V= ⋅ α ( )1 1 maxcos sin 2THY pk outV V f t− − α = ⋅ pi⋅ ⋅ 
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∆I = Vpk / L 8A = 135V/(150Hz6.28L) L = 17.9mH
Now the interphase reactor consists of two 10mH coupled inductances 
with a coupling coefficient of 0.9 that gives 18mH mutual inductance, 
which is very close to the value calculated above.










A      B       CA      B       C
LcirLcir
Solution: The cancellation of the low frequency differential mode voltage 












L cir L cir












































1. Provide a ripple free voltage at the middle point of the split dc-link
2. Control accurately the circulating current






The Circulating Current 
and its FFT:










neutral voltage and its FFT:









- Most sub-&inter-harmonics caused by 
output freq. pulsation disappear (h. cancel.)
- Accurate control of circulating current 
minimizes reactive current drawn from 
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No DC-link passive comp.
Compact drive potential
High output voltage quality




Sensitive to disturbances 
in the supply voltage
Advantages Disadvantages
“all silicon”












 Save diodes for clamp circuit on load side
 Flexible design of rectifier stage (optimize semiconductor ratings, multidrive)
 Dead-time commutation in inversion stage
 Possible ZCS of rectifier stage during a zero-voltage vector
 Conduction losses are load dependent (better efficiency at light loads torque)
 Cannot produce rotating vectors 
 ZCS  Rectifier stage decrease max. voltage transfer ratio
 Higher conduction losses at rated power
CClamp
1-stage vs. 2-stage MC
8$#*  &*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Rectification Stage VPN





































































= ⋅ − θ 	

 
( )*sinI ind mδ = ⋅ θ
Combine adjacent current vectors 
for sharing the constant output 























































































= ⋅ − θ 	

 
( )*sinI ind mδ = ⋅ θ
Combine adjacent current vectors 
for sharing the constant output 





Sector β-sequence α-sequence IDC [0-α-β-α-0]
0 100 =  IA 110 = -IC 0  IA -IC IA 0
1 110 = -IC 010 =  IB 0 -IC IB -IC 0
2 010 =  IB 011 = -IA 0  IB -IA IB 0
3 011 = -IA 001 =  IC 0 -IA IC -IA 0
4 001 =  IC 101 = -IB 0  IC -IB IC 0





















Combine adjacent voltage 
vectors for accurate 
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pi θ = ⋅ − 	

 
1d d dγ α= ⋅
2 ( )d d d dγ δ β= + ⋅
3d d dδ α= ⋅
( ) ( )0 1Rd d d d d dγ γ δ α β = ⋅ − + ⋅ + 
( ) ( )4 1Rd d d d d dδ γ δ α β = ⋅ − + ⋅ + 
Inversion stages duty-cycles
Rectification stage duty-cycles
VPN =      ⋅Vline- γ +       ⋅Vline- δ
RdδRd γ
2U out PNm V V= ⋅
0 α β α 0
Rectifier 
Stage









d0 - d1 - d2 - d3 - d4
dγ - dδ
( )*sinU outd mβ θ= ⋅
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Hybrid MC&VSI  for open winding motors
Hybrid MC w/ H-bridge inv on the outputs








Mode 1: ZERO Instantaneous Power Injection
cos  = 0.8 => VdcVSI= 20% 
for VTR = 1
( ) ( )
2
2V V cos V sinload VSI VSIMC






Mode 2: ZERO Average Power Injection
VMC VVSI
Iload




Circle equivalent outer limit of 
the MC output voltage locus 
(overmodulation)






VVSI= to cancel distortion
:$9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input and load power
MC, load and VSI phase voltage magnitudes
MC output and load phase voltage
input currents and VSI d.c. link current
900 displacement of the VSI phase voltage over the
Transient (t= 0.1s) from standard to hybrid operation (Mode 1, VTR=1)
Load: Rload = 19.5 Ω, Lload = 56.69 mH;
VSI: Cdc = 2.2 mH, Vdc = 150 V;
Vin = 320 Vpeak, fsw=10kHz;
load current 
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MC-side and VSI-side phase 
voltage locus
Operation of the hybrid MC&VSI (Mode 2, VTR=0.955)
input and load current locus input and output phase 
voltage locus
Load: Rload = 19.5 Ω, Lload = 56.69 mH;
VSI: Cdc = 2.2 mH, Vdc = 75V;
Vin = 320 Vpeak, fsw=10kHz;
Mode 2:
MC   overmodulation range (nonsin/unbal VMC)




















Locus of input and load voltage vectors
under unbalance supply voltages (Mode 2, VTR=0.955)
Standard MC with passive compensation 
(explanatory)
Active Compensation of Unbalance
Proposed hybrid MC&VSI (20% unbalance)
:$9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
0.461.0112.1714.35VSI
5.7414.1249.5869.84MCMC&VSI (no ZV state in 
the MC)
0.51.1312.1715.25VSI
12.6529.3350.2570.84MCMC&VSI (with ZV in 





2.the hybrid MC&VSI with ZV in 
the inverter stage of the MC
3.the hybrid MC&VSI with 
modified switching pattern (ZV 





















































10 % unbalanced input voltage



























































































































































Simulation parameters: Vline-in= 400 Vrms, Lin = 0.7 mH, 
Cin = 10µF/ph, fsw= 10 kHz; C = 1500 µF/100 V; fout= 40 
Hz; Rload = 16.9 Ω, Lload = 50.8 mH star connected
1500 µF/100 V⇔ 15 µF/1000 V
:$'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IGBT FRD ON OFF Σ 0+1
Rectifier 49.1 W 34.8 W 1.2 W 0.6 W 1.77 %
Inverter 59.3 W 6.6 W 24.2 W 10.4 W 2.08 %
IGBT FRD ON OFF Σ0+1
Rectifier 50.4 W 35.7 W 1.2 W 0.6 W 1.76 %
H-bridge 10.7 W 9.1 W 2.2 W 1.1 W 0.46 %
Inverter 59.9 W 6.1 W 22.2 W 9.8 W 1.96 %
IGBT FRD ON OFF Σ0+1
Rectifier 53.1 W 37.6 W 2.7 W 1.2 W 1.78 %
H-bridge 12.3 W 9.7 W 1.9 W 0.9 W 0.47 %













η Conduction losses Switching losses
V W W % W % W %
IMC 337.6 4830 186.1 96.14% 149.7 3.10% 36.3 0.75%
H/V=ct 354.8 5006 209.3 95.82% 172.1 3.44% 37.2 0.74%






Can handle 10 % 
unbalance
:$'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( ) ( )2 2 2
3 3
main aux volt in L out main aux voltsw
out in L out
N N k V I N N kP
kVA VTRVTR V I
−
−
+ ⋅ ⋅ ⋅ ⋅ ⋅ + ⋅
= =
⋅ ⋅ ⋅
Topology Nmain Naux kVaux Psw/kVAout
Standard MC, IMC/18sw 18 0 0 24.0
HIMC/18sw/const. Vpn 18 4 0.15 23.7
HIMC/18sw/mod Vpn 18 4 0.2 22.8
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